

**REMARKS**

Claims 1-28 are pending in this application. By this Amendment, claims 1-8 and 14-21 are amended. No new matter is added. Reconsideration of the application based on the foregoing amendment and following remarks is respectfully requested.

Applicant appreciates the courtesies shown to Applicant's representatives by Examiner Gokhale in the August 15 telephone interview. Applicant's separate record of the substance of the interview is incorporated into the following remarks.

Applicant gratefully acknowledges the indication in the Office Action that claims 10 and 23 recite allowable subject matter. However, Applicant has chosen not to rewrite claim 10 or 23 in independent form based on the amendments discussed further below.

The Office Action rejects claims 1-9, 11-22 and 24-28 under 35 U.S.C. §102(e) over U.S. Patent No. 6,909,242 to Kimura. This rejection is respectfully traversed.

The Office Action asserts that Kimura teaches an electronic circuit and an electronic device (see Fig. 33A of Kimura) that includes a first signal line 3302, a second signal line 3301 and a plurality of unit circuits including a switching element 3306 connected to a first signal line, a switching signal supplied from the first signal line (col. 38, lines 51-52), a first circuit unit connected to the second signal line, a first current supplied from the second signal line, a capacitor element 3312 and a second circuit unit having a second current level different from the first current level (col. 40, lines 7-23). The Office Action further asserts that the first circuit unit includes unit elements connected in parallel, e.g. switch 3309 and capacitor 3312, as well as a second circuit unit with unit elements connected in series, e.g., switch 3310 and switch 3309. Finally, the Office Action asserts that the electrical connections of the unit elements are controlled by a control element, i.e., gate driver 304 (see col. 21, lines 9-12).

However, Kimura does not disclose an electronic circuit or electronic device in which at least one of the first circuit unit and the second circuit unit includes transistors connected in

series or parallel, the respective gates of the transistors being mutually connected, as recited in independent claims 1-5 and 14-18. Kimura further does not recognize a disclosed advantage of the subject matter of the pending claims derived from the mutual interconnection of the first circuit unit and second circuit unit transistor gates that allows the current  $I_{data}$  to have a current level as much as 25 times greater than the current level of the driving current,  $I_{EL}$  (paragraph [0111] of Applicant's disclosure).

During the August 15 telephone interview, Applicant's representatives presented the above claim amendments and arguments to Examiner Gokhale. The Examiner did not substantively rebut the arguments proposed above and indicated that the pending claims appear to recite features not disclosed by at least Figs. 33A-33D of Kimura. Examiner Gokhale indicated that further review of Kimura and a new search would be required.


For at least the foregoing reasons, claims 1-5 and 14-18 recite features not taught or even suggested by Kimura. The claims depending from claims 1 and 14 are also neither taught nor would they have been suggested, by Kimura for at least the dependence of these claims on allowable base claims, as well as for the additional features that these claims recite.

Accordingly, reconsideration and withdrawal of the rejection of claims are respectfully requested.

In view of the foregoing, it is respectfully submitted that this application is in condition for allowance. Favorable reconsideration and prompt allowance of claims 1-9, 11-22 and 24-28, in addition to the indicated allowable subject matter of claims 10 and 23, are earnestly solicited.

Should the Examiner believe that anything further would be desirable in order to place this application in even better condition for allowance, the Examiner is invited to contact the undersigned at the telephone number set forth below.

Respectfully submitted,



James A. Oliff

Registration No. 27,075

Daniel A. Tanner, III  
Registration No. 54,734

JAO:PWO/gck

Date: August 17, 2006

**OLIFF & BERRIDGE, PLC**  
**P.O. Box 19928**  
**Alexandria, Virginia 22320**  
**Telephone: (703) 836-6400**

<b>DEPOSIT ACCOUNT USE AUTHORIZATION</b> Please grant any extension necessary for entry; Charge any fee due to our Deposit Account No. 15-0461
--